

FIG. 1 (PRIOR ART)





Fig. 2



-	Mo	M1	M2	M3	M4	M5
PRE- PROGRAMMED PATTERN LATCH		0	0	0		0
LOGIC SIGNALED	LATCH	MUX	MUX	MUX	LATCH	MUX
TEST TIME IN CLOCK CYCLES FOR SERIAL SHIFT (P.A)	- -		-		•	
TEST TIME IN CLOCK CYCLES WITH BYPASS	,	ъ.	.01	,01		.01

FIGURE 3B

